74ALVCH16260

74ALVCH16260, transceiver, 4.6 V, 50 mA, 600 mW, 8 mW/K, TSSOP, Toshiba

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.92~1.19 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
100 ~ 500 :	1.19 / Piece
500 ~ 1000 :	1.08 / Piece
1000 ~ 1500 :	0.92 / Piece

PartNumber:: 74ALVCH16260

Brand:: Toshiba Semiconductor - Toshiba | Pack: TSSOP | D/C: 00+

Availability:: Supply Ability: 10000/Month Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Mr. harry's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-09-13

From Other Seller

Part Number:74ALVCH16260
US $0.92 - 1.19
74ALVCH16260DGGRE4 - IC 12BIT TO 24BIT D-LATCH 3STATE TSSOP56

US $0.00 - 0.00 / Piece
(0) Remove
74ALVCH16260DGGRG4 - IC 12BIT TO 24BIT D-LATCH 3STATE TSSOP56

US $0.00 - 0.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The 74ALVCH16260 is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible output in both send and receive direction. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) input. For A-to-B data flow, the 74ALVCH16260 operates in the transparent mode when LEAB is High. When LEAB is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the Low-to-High transition of CPAB. When OEAB is Low, the output are active. When OEAB is High, the output are in the high-impedance state. The clock can be controlled with the clock-enable inputs (CEBA/CEAB).

Parametrics

74ALVCH16260 absolute maximum ratings: (1)VCC DC supply voltage: –0.5 V to +4.6 V; (2)IIK DC input diode current VI<0: –50 mA; (3)VI DC input voltage For control pins1: –0.5 V to +4.6 V; (4)IOK DC output diode current VO>VCC or VO<0 :50 mA; (5)VO DC output voltage Note 1: –0.5 V to VCC +0.5 V; (6)IO DC output source or sink current VO = 0 to VCC :50 mA; (7)IGND, ICC DC VCC or GND current :100 mA; (8)Tstg Storage temperature range: –65°C to +150 °C; (9)PTOT Power dissipation per package –plastic thin-medium-shrink (TSSOP)For temperature range: –40°C to +125 °C above +55°C derate linearly with 8 mW/K: 600 mW.

Features

74ALVCH16260 features: (1)Complies with JEDEC standard no. 8-1A; (2)CMOS low power consumption; (3)Direct interface with TTL levels; (4)MULTIBYTETM flow-through standard pin-out architecture; (5)Low inductance multiple VCC and ground pins for minimum noise and ground bounce; (6)Current drive ± 24 mA at 3.0 V; (7)All inputs have bus hold circuitry; (8)Output drive capability 50W transmission lines @ 85°C.