CY37032P44-125JXC

CY37032P44-125JXC, 5V, 3.3V, ISR High-Performance CPLD, >2001 V, PLCC

Rated 5 Rating 5 | reviews | Write a review

Price:: US $3.47~5.69 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 100 :	5.69 / Piece
101 ~ 500 :	4.58 / Piece
501 ~ 1000 :	3.47 / Piece

PartNumber:: CY37032P44-125JXC

Brand:: Cypress Semiconductor - Cypress | Pack: PLCC | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Mr. harry's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-09-12

From Other Seller

Part Number:CY37032P44-125JXC
US $3.47 - 5.69
Quantity:

piece

Product Summary

The CY37032P44-125JXC is a 5V, 3.3V, ISR High-Performance CPLD. It electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The ISR feature provides the ability to reconfigure the devices without having design changes cause pinout or timing changes. And this device operates with a 5V supply and can support 5V or 3.3V I/O levels.

Parametrics

CY37032P44-125JXC absolute maximum ratings: (1)Storage Temperature:–65°C to +150°C; (2)Ambient Temperature with Power Applied:–55°C to +125°C; (3)Supply Voltage to Ground Potential:–0.5V to +7.0V; (4)DC Voltage Applied to Outputs in High-Z State: -0.5V to +7.0V; (5)DC Input Voltage:–0.5V to +7.0V; (6)DC Program Voltage: 4.5 to 5.5V; (7)Current into Outputs: 16 mA; (8)Static Discharge Voltage: > 2001V.

Features

CY37032P44-125JXC features: (1)JTAG interface for reconfigurability; (2)Design changes do not cause pinout changes; (3)Design changes do not cause timing changes; (4)3.3V and 5V versions; (5)PCI-compatible; (6)Programmable bus-hold capabilities on all I/Os; (7)44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP, BGA, and Fine-Pitch BGA packages; (8)Lead(Pb)-free packages available; (9)Simplifies design migration; (10)Same pinout for 3.3V and 5.0V devices; (11)Four synchronous clocks per device; (12)Product term clocking; (13)Clock polarity control per logic block.